By Topic

Control logic modelling scheme well suited to test problem

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
D. Crestani ; Lab. d'Autom. et de Microelectron., Montpellier II Univ., France ; L. Eudeline ; A. Aguila ; P. Chardon
more authors

Each VLSI circuit includes some blocks used to convert data, to give the microprocessor commands, and some programmable logic array blocks. These blocks are called random logic blocks. To propagate the test data through these random logic blocks, combinatorial or synchronous sequential, explicit knowledge is required of the input/output combinations that can be generated functionally. The usual representations of the random logic are unsuitable for this because they have not been designed for this purpose. A new model has been developed to obtain this knowledge. It clarifies all the possible input/output combinations, and it allows direct simulations and inferences through all kinds of random logic blocks.

Published in:

Electronics Letters  (Volume:27 ,  Issue: 11 )