By Topic

A low-power CMOS frequency synthesizer design methodology for wireless applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
A. M. Fahim ; Dept. of Electr. & Comput. Eng., Waterloo Univ., Ont., Canada ; M. I. Elmasry

A new methodology is developed to allow design space exploration of CMOS frequency synthesizers (FS) for wireless applications. This methodology allows the comparison of different phase locked loop (PLL) and direct digital synthesizer (DDFS) architectures in terms of their spectral purity and power dissipation. An optimization strategy in which both the lock time and the phase noise are constrained while minimizing power dissipation has been constructed. The first order performance models used for this methodology have been verified to be accurate up to 5% of HPSICE simulations. Using this methodology, it is shown that a dual-modulus fractional-N PLL with a digital sigma-delta modulator is best suited for the Mobitex wireless data communications standard in terms of power minimization and output spectral purity

Published in:

Circuits and Systems, 1999. ISCAS '99. Proceedings of the 1999 IEEE International Symposium on  (Volume:2 )

Date of Conference:

Jul 1999