By Topic

Evolution of functional correlation as an engineering directive for VLSI yield enhancement

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Angell, R. ; Westinghouse Electr. Corp., Baltimore, MD, USA ; Keith, C. ; Lukasik, C. ; Monk, J.

The functional yield of a double-level metal CMOS process for fabrication of 5-V VLSI 10K-gate arrays was evaluated with large-area drop-in test structures designed to identify process yield loss mechanisms. The test structure yields were correlated to device functional yields. This analysis was able to quantitatively determine the yield limiting parameters by order of significance. Pareto problem ranking analysis provides specific directions to allocate engineering resources in yield enhancement efforts without first performing extensive failure analysis or experiments, or using intuitive rationale. This method shortens the evaluation cycle for identifying specific problems and solutions by using the product itself to uncover subtle yield relationships in an ongoing manner. This gives a clear direction for yield enhancement. After evaluation of several test parameters, using various yield models, it was determined that the Stapper model provided the best mathematical fit for comparing parametric to functional yields

Published in:

VLSI Multilevel Interconnection Conference, 1989. Proceedings., Sixth International IEEE

Date of Conference:

12-13 Jun 1989