Cart (Loading....) | Create Account
Close category search window
 

CAD-oriented equivalent circuit modeling of on-chip interconnects for RF integrated circuits in CMOS technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Zheng, J. ; Dept. of Electr. & Comput. Eng., Oregon State Univ., Corvallis, OR, USA ; Hahm, Y.-C. ; Weisshaar, A. ; Tripathi, V.K.

A CAD-oriented modeling methodology for coupled interconnects on lossy substrates in CMOS technology is presented. The modeling technique is based on a quasi-static EM analysis and an equivalent circuit model extraction and model-order reduction procedure. The response of the SPICE compatible equivalent circuit models is in good agreement with the frequency-dependent transmission line characteristics of the interconnects.

Published in:

Microwave Symposium Digest, 1999 IEEE MTT-S International  (Volume:1 )

Date of Conference:

13-19 June 1999

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.