By Topic

A distributed memory and control architecture for 2D discrete wavelet transform

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Singh, J. ; Dept. of Electr. & Comput. Eng., Victoria Univ., BC, Canada ; Antoniou, A. ; Shpak, D.J.

A distributed memory and control architecture for parallel computation of the 2D discrete wavelet transform is proposed. The architecture is systolic and is obtained by performing a thorough data dependence and localization analysis for the 2D discrete wavelet transform. The design is modular, and can easily be scaled for different levels of wavelet decomposition and filter lengths. The derived architecture for an 8×8 image has been functionally verified and a chip layout has been obtained in Cadence

Published in:

Circuits and Systems, 1999. ISCAS '99. Proceedings of the 1999 IEEE International Symposium on  (Volume:3 )

Date of Conference:

Jul 1999