By Topic

A design of the new FPGA with data path logic and run time block reconfiguration method

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Jae-Young Kwak ; Dept. of Electr. Eng., Korea Adv. Inst. of Sci. & Technol., Taejon, South Korea ; Sang-Sic Yoon ; Hung-Jun Kwon ; Kwyro Kee

This paper describes a design of the new FPGA, which has good performance in functional capacity and speed, and analyzes its performance. The functional density and speed performance are improved by inserting DPL (Data Path Logic), which is a special block having an extendable 4 bit adder/subtracter and multiplier, and by reconfiguring the switching points and configuration points using the RTBR (run time block reconfiguration) method, which has a reconfiguration memory for reusing the logic resource. This paper proposes CFB (configurable function block) and RTBR DPL as basic blocks of the new FPGA and explains the chip implementation of prototype of architecture

Published in:

Circuits and Systems, 1999. ISCAS '99. Proceedings of the 1999 IEEE International Symposium on  (Volume:1 )

Date of Conference:

Jul 1999