By Topic

Obsolete integrated circuit replacement methodology using advanced electronic design automation technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
K. C. Chang ; ISDS, Boeing Co., Seattle, WA, USA ; C. A. Lomasney

A methodology is proposed which encompasses the design, simulation, synthesis and layout of obsolete digital parts using EDA technologies that are currently available to cutting edge ASIC and FPGA designers. The approach described herein provides a means for exploiting the efficiencies afforded by design automation technologies, while meeting the functional performance, timing and area requirements of obsolete designs. In addition, a methodology for integrating multiple designs on one die is presented which reduces cost and maximizes gate density for small obsolete designs. This paper outlines in detail how functional, timing and layout requirements for obsolete parts can be met specifically using Hardware Description Languages (HDL) and advanced Electronics Design Automation (EDA) Tools from Mentor Graphics, Synopsys and Cascade Design Automation

Published in:

Circuits and Systems, 1999. ISCAS '99. Proceedings of the 1999 IEEE International Symposium on  (Volume:1 )

Date of Conference:

Jul 1999