By Topic

Multiple voltage-based scheduling methodology for low power in the high level synthesis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
A. Kumar ; Center for Adv. Comput. Studies, Southwestern Louisiana Univ., Lafayette, LA, USA ; M. Bayoumi

A methodology for resource-constrained scheduling, in the scenario of function units operating at variable voltages, is presented. Reducing the power consumption while maximizing the hardware sharing is accomplished through a novel formulation. Available parallelism is identified in an initial schedule, and different “zones” with individual weights are created and used for maximally reducing power consumption of the function units whenever a low power schedule is desired for an increased latency. The reduction in throughput due to increased latency is assumed to be compensated through pipelining. There are two main contributions of this work: providing a low complexity algorithm for scheduling with multiple voltages, and providing a mechanism to generate low-power schedules which are realistic, and for which the design of a controller is feasible. The proposed algorithm is applied to standard high-level synthesis benchmarks, and the results indicate significant power savings

Published in:

Circuits and Systems, 1999. ISCAS '99. Proceedings of the 1999 IEEE International Symposium on  (Volume:1 )

Date of Conference:

Jul 1999