By Topic

A low-power minimum distance 1D-search engine using hybrid digital/analog circuit techniques

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Chang-Ki Kwon ; Dept. of Electr. Eng., Korea Adv. Inst. of Sci. & Technol., Seoul, South Korea ; Kwyro Lee

This minimum distance 1D-search engine (MDSE) realizes a pattern-matching hardware accelerator for portable multimedia and intelligent processing systems. The chip executes highly parallel computation of L1-norms between an input key and stored multiple reference records, and search of the minimum distance among them in 1 dimensional (1D) memories. According to architectural-level power estimation, the proposed MDSE improves the power reduction by orders of magnitude as compared to the conventional systems, as the number of records increases. Two novel circuits, such as merged memory logic (MML) and digital/analog mixed winner-take-all (DAM-WTA) circuit, have been implemented with 0.6 μm CMOS technology. The simulation results of the 4bit-8word MDSE show that the power dissipation (=2.8 mW at 3 V) of the MML coincides with the estimated power within 43% error, and the worst-case delay of the DAM-WTA is less than 80 ns

Published in:

Circuits and Systems, 1999. ISCAS '99. Proceedings of the 1999 IEEE International Symposium on  (Volume:1 )

Date of Conference:

Jul 1999