By Topic

Multi-objective design strategy for high-level low power design of DSP systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Bright, M.S. ; Sch. of Eng., Cardiff Univ., UK ; Arslan, T.

High-level power design presents a complex, multi-objective problem that involves the simultaneous optimisation of competing criteria such as speed, area and power. It is difficult to combine these objectives into a single cost function, as this effectively requires prioritisation of the parameters, which may reduce the overall quality of the solution. A superior approach is to simultaneously optimise all variables, removing the bias towards any particular objective. This paper presents a methodology for effective optimisation of VLSI based DSP designs in a multi-objective CAD framework. The CAD tool uses a stochastic search technique, based on a genetic algorithm, to determine power optimal designs with minimum area implementation. Pareto-optimal surfaces are used to illustrate the trade-offs between the competing parameters, enabling a VLSI designer to select the solution that best meets the implementation requirements. Results are presented, for the power exploration of high-level DSP algorithms, to illustrate the benefits of presenting trade-off information in low power design

Published in:

Circuits and Systems, 1999. ISCAS '99. Proceedings of the 1999 IEEE International Symposium on  (Volume:1 )

Date of Conference:

Jul 1999