Scheduled System Maintenance:
On Monday, April 27th, IEEE Xplore will undergo scheduled maintenance from 1:00 PM - 3:00 PM ET (17:00 - 19:00 UTC). No interruption in service is anticipated.
By Topic

Flexible design of SPARC cores: a quantitative study

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Bautista, T. ; Div. of CAD, Univ. of Las Palmas, Spain ; Nunez, A.

In this paper we present experimental results obtained during the modelling, design and implementation of a full set of versions of SPARC v8 integer unit core aimed for embedded applications in digital media products. VHDL has been the description language, Synopsis tools those for the logical synthesis, and Duet Technologies' Epoch has been used for the physical layout of the final circuits. They have been mapped to a 0.35 μm, three metal layers process. The quantitative results given characterize suitable points in the design space. They show how much microarchitecture, design, datapath granularity and module decisions affect performance and cost functions. Design space exploration down to physical layouts is made possible by modelling techniques based on configurable VHDL descriptions

Published in:

Hardware/Software Codesign, 1999. (CODES '99) Proceedings of the Seventh International Workshop on

Date of Conference:

1999