By Topic

Fully integrated low phase-noise PLLs using closed-loop voltage-to-frequency converter architectures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Hafez, A.N. ; VLSI Res. Group, Waterloo Univ., Ont., Canada ; Elmasry, M.I.

A VCO is configured in a wide-bandwidth voltage-locked feedback loop that suppresses the VCO phase-noise. By configuring this architecture in a PLL, low phase-noise frequency synthesis is possible using integrated VCOs. The proposed architecture is designed in a 0.8 μm BiCMOS technology and achieves up to 20 dB reduction in the integrated VCO phase-noise

Published in:

Custom Integrated Circuits, 1999. Proceedings of the IEEE 1999

Date of Conference: