By Topic

A CMOS mixed-signal 100 Mb/s receive architecture for fast Ethernet

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
A. Shoval ; Lucent Technol., Allentown, PA, USA ; O. Shoaei ; K. O. Lee ; R. H. Leonowich

A 125 Mbaud quad transceiver for 10/100 fast Ethernet has been designed in a 5 V 0.35 μm digital CMOS process. Power consumption for the device is 3 W. Detailed testing show excellent receiver results with error free performance up to 160 m under worst-case baseline wander and crosstalk conditions. The analog receiver uses digital adaptation circuitry to optimize an automatic gain control circuit with baseline wander correction, an equalizer and a DC offset correction circuit

Published in:

Custom Integrated Circuits, 1999. Proceedings of the IEEE 1999

Date of Conference: