By Topic

High throughput flip chip processing and reliability analysis using no-flow underfills

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Thorpe, R. ; George W. Woodruff Sch. of Mech. Eng., Georgia Inst. of Technol., Atlanta, GA, USA ; Baldwin, D.F. ; McGovern, L.P.

As a concept to achieve high throughput low cost flip chip on board (FCOB) assembly, a process development activity is underway, implementing next generation flip chip processing based on large area underfill printing/dispensing, integrated chip placement and underfill flow, and simultaneous solder interconnect reflow and underfill cure. Reported in this work is the assembly of a series of test vehicles to assess process yield, process defects, and the reliability of no-flow underfill materials. Critical process design models are presented to predict chip motion during and after the chip placement process, enabling design of the placement process and underfill volume/mass to ensure high yields. Also reported are the results of reliability testing based on air to air and liquid to liquid thermal cycling

Published in:

Electronic Components and Technology Conference, 1999. 1999 Proceedings. 49th

Date of Conference: