By Topic

4-channel rad-hard delay generation ASIC with 1 ns timing resolution for LHC

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Toifl, T. ; EP Div., CERN, Geneva, Switzerland ; Vari, R. ; Moreira, P. ; Marchioro, A.

An ASIC was developed to precisely delay digital signals within the range of 0-24 ns in steps of 1 ns. To obtain well defined delay values independent of variations in process, supply voltage and temperature, four independent delay channels are controlled by a common control voltage derived from a delay-locked loop (DLL), which is synchronized to an external 40 MHz clock signal. The delay values of the four signal channels and the clock channel can be individually programmed via an I2C interface. Due to an automatic reset logic the chip does not need an external reset signal. A first version of the chip was developed in a non-rad-hard 0.8 μm technology and the successful prototype was then transferred to a radiation hard process (DMILL). Measurement results for both chip variants are presented

Published in:

Nuclear Science, IEEE Transactions on  (Volume:46 ,  Issue: 3 )