Cart (Loading....) | Create Account
Close category search window
 

Parametric wafer map visualization

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)

The semiconductor industry widely exploits bin wafer maps and their spatial information for process monitoring and yield enhancement. However, the bin wafer maps' underlying parameters are even more sensitive and informative. In this article, I describe the design of an interactive wafer map visualization tool and its implementation using Tcl/Tk. More importantly, I demonstrate how one could use the resulting color wafer maps to uncover subtle manufacturing process patterns, variations and trends that are otherwise extremely difficult to detect and discover

Published in:

Computer Graphics and Applications, IEEE  (Volume:19 ,  Issue: 4 )

Date of Publication:

Jul/Aug 1999

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.