By Topic

A high performance digital signal processor for compact realization of real-time synthetic aperture radar systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Kloos, H. ; Lab. fur Informationstechnol., Hannover Univ., Germany ; Wittenburg, J.P. ; Hinrichs, W. ; Lieske, H.
more authors

Modern SAR applications have a large amount of needed processing power. Most of the currently available architectures lack of flexibility or performance. In this paper a new parallel and programmable architecture for image processing applications is described. The presented HiPAR-DSP is able to serve the requested demands, like providing the high performance as a dedicated architecture and still having the flexibility of a fully programmable processor. The implementation of the range compression shows a real-time capability of processing up to 1500 rangelines with 4096 complex samples with the HiPAR-DSP

Published in:

Geoscience and Remote Sensing Symposium, 1999. IGARSS '99 Proceedings. IEEE 1999 International  (Volume:1 )

Date of Conference:

1999