By Topic

Mapping regular algorithms onto multilayered 3-D reconfigurable processor array

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Plaks, T.P. ; Dept. of Comput. Sci., Reading Univ., UK

Extends the systolic array approach and presents a 3D reconfigurable array processor with a method for mapping algorithms onto this processor. The 3D multilayered array consists of 3D layers, which are connected with each other only by edges. New methods for reducing the latency time and increasing the throughput rate in comparison to classical systolic arrays are introduced. The classical space-time mapping of a problem onto systolic arrays is extended by the following techniques: (1) the dimensionality of a problem is increased by partitioning the range of indices, (2) the piecewise regular pipe-structures are used for spreading shared data and for gathering the partial results of a reduction operator. The paper illustrates this method using 3D convolution of two sequences of sizes n and N. A multilayered 3D array with area complexity O(sn) (O/spl les/s

Published in:

Systems Sciences, 1999. HICSS-32. Proceedings of the 32nd Annual Hawaii International Conference on  (Volume:Track3 )

Date of Conference:

5-8 Jan. 1999