By Topic

A 12-bit 100-ns/bit 1.9-mW CMOS switched-current cyclic A/D converter

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Jin-Sheng Wang ; Dept. of Electr. & Comput. Eng., Michigan State Univ., East Lansing, MI, USA ; Chin-Long Wey

This paper presents a high-speed high-resolution low-power CMOS switched-current cyclic analog-to-digital converter (ADC). The high performance is attributed to the use of the following components: (1) a high-performance residual amplifier which takes two clock cycles to double a current; and (2) an efficient cyclic redundant signed-digit algorithm which provides 1.5 bit resolution without using two matched reference currents. Simulation results show that the developed ADC achieves 12-bit resolution and a conversion rate of 100 ns/bit, where the low-cost MOSIS SCAN20 2 μm CMOS process and 3.3 V supply voltage are employed. The converter has been fabricated and tested, Experimental results on the test chip are also presented. The test chip achieves 12 bit resolution with differential nonlinearity of 0.6 LSB and the integral nonlinearity of 0.5 LSB when operated at a 0.8 Msample/s conversion rate. The power consumption is 1.9 mW

Published in:

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing  (Volume:46 ,  Issue: 5 )