By Topic

A highly linear frequency ramp generator based on a fractional divider phase-locked-loop

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
T. Musch ; Inst. fur Hochfrequenztech., Ruhr-Univ., Bochum, Germany ; I. Rolfes ; B. Schiek

A highly linear analog frequency ramp generator based on a fractional divider concept is presented. The frequency ramp linearity achievable in this fractional phase-locked-loop configuration is better than 10/sup -4/. This value is revealed by numerical simulations as well as by measurements performed. With a prototype synthesizer implemented in a FMCW-radar system suitable for distance and velocity measurements.

Published in:

IEEE Transactions on Instrumentation and Measurement  (Volume:48 ,  Issue: 2 )