Cart (Loading....) | Create Account
Close category search window
 

A highly linear frequency ramp generator based on a fractional divider phase-locked-loop

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Musch, T. ; Inst. fur Hochfrequenztech., Ruhr-Univ., Bochum, Germany ; Rolfes, I. ; Schiek, B.

A highly linear analog frequency ramp generator based on a fractional divider concept is presented. The frequency ramp linearity achievable in this fractional phase-locked-loop configuration is better than 10/sup -4/. This value is revealed by numerical simulations as well as by measurements performed. With a prototype synthesizer implemented in a FMCW-radar system suitable for distance and velocity measurements.

Published in:

Instrumentation and Measurement, IEEE Transactions on  (Volume:48 ,  Issue: 2 )

Date of Publication:

April 1999

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.