By Topic

Bandpass ΣΔ modulator employing undersampling and on-chip Q-enhanced LC filter

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Hussein, A.I. ; Dept. of Electr. & Comput. Eng., Kansas State Univ., Manhattan, KS, USA ; Kuhn, W.B.

The rapid development of wireless digital radio systems (especially cellular telephony) has led to a great effort to design high resolution and high speed bandpass analog-to-digital converters. In this paper, an implementation of a continuous-time bandpass ΣΔ modulator for use in modern cellular/PCS receivers is given. The modulator operates at a 195 MHz IF with a bandwidth of 300 kHz. The bandpass filter is implemented using an on-chip LC resonator with Q-enhanced circuit. The design employs undersampling the IF signal allowing use of standard CMOS technology and reducing the complexity of subsequent digital signal processing stages. Also, it shows a possibility of developing a receiver offering the performance of a superheterodyne scheme without requiring extra mixers to downconvert the IF signal to baseband. The modulator was implemented in a 1.2 μm CMOS process

Published in:

Mixed-Signal Design, 1999. SSMSD '99. 1999 Southwest Symposium on

Date of Conference:

1999