By Topic

A concurrent substrate coupling noise modeling technique for mixed-signal physical design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Tingyang Liu ; Dept. of Electr. & Comput. Eng., Arizona Univ., Tucson, AZ, USA ; Carothers, J.D. ; Holman, W.T.

In this paper, a new mixed-signal substrate coupling noise analysis technique is presented. This analysis technique combines the simplicity of a parasitic circuit model with computational feasibility for concurrent simulation. It can compute substrate coupling noise from multiple digital noise sources. A hierarchical approach is adapted to model substrate coupling noise in three steps. The substrate itself is modeled as a 3D resistor mesh and lumped parasitic circuits of devices are extracted from the layout. The real-time waveform from logic simulation is imposed on each of the lumped parasitic circuit units. The SPICE netlist is generated accordingly throughout the modeling steps. The simulation results are presented and compared with results from MOSIS 1.2 μm CMOS test chips. The accuracy issues of the modeling techniques are also discussed

Published in:

Mixed-Signal Design, 1999. SSMSD '99. 1999 Southwest Symposium on

Date of Conference:

1999