By Topic

Timing constraints for high-speed counterflow-clocked pipelining

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Yoo, J.-T. ; Dept. of Electr. Eng., Anyang Univ., South Korea ; Gopalakrishnan, G. ; Smith, K.F.

With the escalation of clock frequencies and the increasing ratio of wire-to gate-delays, clock skew is a major problem to be overcome in tomorrow's high-speed very large scale integration (VLSI) chips. Also, with an increasing number of stages switching simultaneously comes the problem of higher peak power consumption. In our prior work, we have proposed a novel scheme called counterflow-clocked (C/sup 2/) pipelining to combat these problems, and discussed methods for composing C/sup 2/ pipelined stages. In this paper, we analyze in great detail the timing constraints to be obeyed in designing basic C/sup 2/ pipelined stages, as well as in composing C/sup 2/ pipelined stages. C/sup 2/ pipelining is well suited for systems that exhibit mostly unidirectional data flows as well as possess mostly nearest neighbor connections. C/sup 2/ pipelining eases the distribution of high-speed clocks, shortens the clock period by eliminating global clock signals, allows natural use of level-sensitive dynamic latches, and generates less internal switching noises due to the uniformly distributed latch operation. By applying C/sup 2/ pipelining and its composition methods to build a system, VLSI designers can substitute the global clock-skew problem with many local one-sided delay constraints.

Published in:

Very Large Scale Integration (VLSI) Systems, IEEE Transactions on  (Volume:7 ,  Issue: 2 )