By Topic

Yield modeling for majority voting based defect-tolerant VLSI circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Stroud, C.E. ; Dept. of Electr. Eng., Kentucky Univ., Lexington, KY, USA

A yield model is developed for generalized N-tuple modular redundancy (NMR) based defect-tolerant designs. The yield model is both mathematical and simulation based where the simulation portion uses a random multiple fault injection simulation procedure while the mathematical portion accounts for defect clustering in the fabrication process. Analysis of the yield model and comparison with empirical data from actual wafer fabrications shows the model to be accurate. The NMR based approach to defect-tolerance in VLSI designs is most practical for application in gate arrays and pad-limited full and semi-custom VLSI

Published in:

Southeastcon '99. Proceedings. IEEE

Date of Conference:

1999