By Topic

Near optimal PLL design for decision feedback carrier and timing recovery

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
D. Raphaeli ; Fac. of Eng., Tel Aviv Univ., Israel ; O. Yaniv

A new design method is presented for the design of PLL loop filters for carrier recovery, bit timing or other synchronization loops given phase noise spectrum and noise level. Unlike the conventional designs, our design incorporates a possible large decision delay and S-curve slope uncertainty. Large decision delays frequently exists in modern receivers due to, for example, a convolutional decoder or an equalizer. The new design also applies to coherent optical communications where delay in the loop limits the laser line width. We provide an easy to use complete design procedure for second order loops. We also introduce a design procedure for higher order loops for near optimal performance. We show that using the traditional second order loop is suboptimal when there is a delay in the loop, and also show large improvements, either in the amount of allowed delay, or the phase error variance in the presence of delay

Published in:

Communications, 1999. ICC '99. 1999 IEEE International Conference on  (Volume:3 )

Date of Conference:

1999