By Topic

Improved digital current control methods in switched reluctance motor drives

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Blaabjerg, F. ; Inst. of Energy Technol., Aalborg Univ., Denmark ; Kjaer, P.C. ; Rasmussen, P.O. ; Cossar, C.

This paper proposes a method to avoid current feedback filters in fast digital-based current loops in switched reluctance drives. Symmetrical pulsewidth modulation (PWM) and synchronized sampling of the phase current allow a noise-free current sampling with no antialiasing filter. This paper also proposes more efficient methods to chop the two transistors in the asymmetric inverter used with switched reluctance drives. A fast field-programmable gate array (FPGA)-based test system is used for validation of the new methods. Test results show a significant improvement in dynamic and steady-state current loop control compared with traditional methods. The new chopping method is found to reduce the switching losses and increase the drive efficiency

Published in:

Power Electronics, IEEE Transactions on  (Volume:14 ,  Issue: 3 )