By Topic

A description of a formal verification and validation (FVV) process

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
B. Smith ; Magnavox Electron. Syst. Co., Ashburn, VA, USA ; C. Reese ; K. S. Lindsay ; B. Crane

Inputs needed, processing performed, outputs produced, and analysis involved in a formal verification and validation (FVV) process are described. The resources required and some observations in the form of cautions are presented. The importance of accurate inputs, adherence to guidelines, and configuration management and baselines to facilitate the FVV process is stressed

Published in:

Computer Assurance, 1989. COMPASS '89, 'Systems Integrity, Software Safety and Process Security', Proceedings of the Fourth Annual Conference on

Date of Conference:

19-23 Jun 1989