FIFO and Time Slot Converter for High-Speed Data Transmission

This paper proposes new architectures for the FIFO and TSC. A BiNMOS D-FF circuit is also introduced to speed up shift-circuits in the architectures. To verify the feasibility of the new architectures, a 1Kw x9b FIFO and a 32 channel x 8b TSC were fabricated and are evaluated.