By Topic

Design re-use: where is the productivity going to come from?

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Ahuja, J. ; Cadence Design Syst. India Pvt Ltd, Noida

Semiconductor process geometries are shrinking and the available silicon capacity is growing at an amazing pace. Consumerization and convergence applications are causing tremendous time to market pressures, resulting in increased product complexity and reduced design cycle times. The gap between what can be built (silicon capacity) and what can be designed is widening. This `design productivity gap' is causing an industry-wide shift to system-on-a-chip (SOC) design methodology. The corner-stone for success of the SOC methodology is design re-use. The methodology for design re-use will evolve going forward. Huge investments will be made to setup infrastructure and methodologies for creation of re-usable designs and their integration into future products. But, will they deliver the expected productivity gains? This talk presents a progression of re-use methodology alternatives and the key characteristics and productivity impact of each approach

Published in:

Design Automation Conference, 1999. Proceedings of the ASP-DAC '99. Asia and South Pacific

Date of Conference:

18-21 Jan 1999