System Maintenance:
There may be intermittent impact on performance while updates are in progress. We apologize for the inconvenience.
By Topic

Low switching noise CMOS circuit design strategy based on regular self-timed structures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Gonzalez, J.L. ; Dept. of Electron. Eng., Univ. Politecnica de Catalunya, Barcelona, Spain ; Rubio, A.

In this paper a new design strategy used to implement low switching noise digital circuits is presented. The switching noise reduction is achieved by controlling the shape of the switching current waveform of the CMOS logic circuits. Self-timed structures are required to obtain the wanted switching current waveform shape. Current limiters are also used to control the current waveform amplitude of the single cells of the structure. The design strategy proposed is applied to a circuit example, a 4×4 unsigned array multiplier, and experimental results are presented

Published in:

Circuits and Systems, 1998. Proceedings. 1998 Midwest Symposium on

Date of Conference:

9-12 Aug 1998