System Maintenance:
There may be intermittent impact on performance while updates are in progress. We apologize for the inconvenience.
By Topic

A 250 MHz low jitter adaptive bandwidth PLL

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Lee, J. ; Korea Adv. Inst. of Sci. & Technol., Seoul, South Korea ; Kim, B.

Phase-locked loops (PLL) are widely used for clock recovery in digital communication receivers because they generate a necessary clock signal with relatively low hardware cost. The PLLs used in receivers are usually required to generate a low-jitter clock, but at the same time, to achieve fast frequency and phase lock. Conventional analog PLLs can generate a low-jitter clock signal with a narrow loop bandwidth, at the expense of lengthened locking time. As an alternative, a digital PLL or a hybrid analog/digital PLL can achieve a 50-cycle lock with a 125 ps jitter from an unknown frequency. But, its inherent complexity causes problems such as a large die, low speed, and high power consumption. A sophisticated loop bandwidth control algorithm is applied such as a gear-shifting or a lock-detection algorithm to the conventional analog PLLs. Here, the PLLs dynamically control the loop bandwidth by changing the charge-pump current in real time according to a well-designed current control sequence stored in its memory. However, in many applications such as high-speed HDDs and DVDs under the influence of phase fluctuation, instant frequency shift, and varying jitter, the stored fixed sequence in its memory is not adequate. This gear-shifting PLL achieves fast locking with low jitter in a time-varying channel.

Published in:

Solid-State Circuits Conference, 1999. Digest of Technical Papers. ISSCC. 1999 IEEE International

Date of Conference:

17-17 Feb. 1999