Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

Low-power design of high-capacitive CMOS circuits using a new charge sharing scheme

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Khellah, M.M. ; Waterloo Univ., Ont., Canada ; Elmasry, M.I.

In CMOS ICs, reducing V/sub DD/ reduces dynamic power quadratically since P/sub dynamic/=/spl alpha/C/sub L/V/sub DD/V/sub swing/f. However, without a corresponding decrease in the threshold voltage V/sub TH/, the delay increases rapidly particularly for large C/sub L/. Decreasing V/sub TH/, on the other hand, leads to large leakage currents. Another method to decrease P/sub dynamic/ without sacrificing delay is to decrease V/sub swing/. A charge sharing model, HiCapCS, is used to reduce V/sub swing/ on heavily-loaded lines in dynamic CMOS circuits.

Published in:

Solid-State Circuits Conference, 1999. Digest of Technical Papers. ISSCC. 1999 IEEE International

Date of Conference:

17-17 Feb. 1999