By Topic

Parametric yield formulation of MOS IC's affected by mismatch effect

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Conti, M. ; Dipt. di Elettronica e Autom., Ancona Univ., Italy ; Crippa, P. ; Orcioni, S. ; Turchetti, C.

A rigorous formulation of the parametric yield for very large scale integration (VLSI) designs including the mismatch effect is proposed. The theory has been carried out starting from a general statistical model relating random variations of device parameters to the stochastic behavior of process parameters. The model predicts a dependence of correlation, between devices fabricated in the same die, on their dimensions and mutual distances so that mismatch between equally designed devices can be considered as a particular case of such a model. As an application example, a new model for the autocorrelation function is proposed from which the covariance matrix of the parameters is derived. By assuming a linear approximation, a suitable formulation of the parametric yield for VLSI circuit design is obtained in terms of the covariance matrix of parameters

Published in:

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  (Volume:18 ,  Issue: 5 )