By Topic

High performance and cost effective memory architecture for an HDTV decoder LSI

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Takizawa, T. ; C&C Media Res. Labs., NEC Corp., Kawasaki, Japan ; Tajime, J. ; Harasaki, H.

This paper proposes an efficient memory mapping and a frame memory compression for an HDTV decoder LSI using Direct RambusTM DRAM (DRDRAM). The DRDRAM is employed to achieve the high memory bandwidth required for HDTV decoding at the minimum memory cost. The proposed memory mapping achieves a high memory bandwidth sufficient for HDTV decoding even in the worst case and no costly line buffers are required in the LSI for format conversion. The frame memory compression method reduces the memory cost by half and achieves HDTV decoding with a single 64 Mb DRDRAM chip without loss of memory access efficiency. Simulation results show that SNR degradation is 0.1 to 2 dB in the worst frame and no visible degradation is perceived except for a resolution chart sequence

Published in:

Acoustics, Speech, and Signal Processing, 1999. Proceedings., 1999 IEEE International Conference on  (Volume:4 )

Date of Conference:

15-19 Mar 1999