By Topic

Synthesis of array architectures for block matching motion estimation: design exploration using the tool DG2VHDL

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Bonk, J. ; Dept. of Electr. & Comput. Eng., Northeastern Univ., Boston, MA, USA ; Stone, A. ; Manolakos, E.S.

We present a design case study using DG2VHDL a tool which bridges the gap between an abstract graphical description of a DSP algorithm and its concrete hardware description language (HDL) representation, DG2VHDL automatically translates a dependence graph (DG) into a synthesizable, behavioral VHDL entity that can be input to industrial strength behavioral compilers for producing silicon implementations of the algorithm (FPGAs, ASICs). Full search block matching motion estimation was selected for its current applications (MPEG, HDTV, video conferencing) as well as for the richness of literature and architectural exploration over the last decade. We will not only demonstrate here that the behavioral VHDL code produced automatically by the tool leads, after behavioral synthesis, to an efficient distributed memory and control modular array architecture, but will also provide comparative statistics for several new FS-BMA architectures derived for real-time motion estimation

Published in:

Acoustics, Speech, and Signal Processing, 1999. Proceedings., 1999 IEEE International Conference on  (Volume:4 )

Date of Conference:

15-19 Mar 1999