By Topic

4bit CLA-based conversion from redundant to binary representation for CMOS simple and multi-output implementations

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
G. A. Ruiz ; Dept. de Electron. y Computadores, Facultad de Ciencias, Santander, Spain

New equations for converting a redundant number into its two's complement representation are presented. This enables converters to use conventional CMOS adder structures in dynamic logic, multi-output logic and differential logic. Static 4bit CLA circuits with a compact, regular, fast, simple and multi-output structure are described

Published in:

Electronics Letters  (Volume:35 ,  Issue: 4 )