By Topic

Algorithms promoting the use of dual supply voltages for power-driven designs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Chingwei Yeh ; EE Dept., Nat. Chung-Cheng Univ., Taiwan ; Min-Cheng Chang ; Yin-Shuin Kang

One recent approach for power reduction is to employ different supply voltages for different parts of a design. This paper presents optimization methods that promote the use of dual supply voltages for power-driven designs. We first propose an iterative gate sizing and voltage settling paradigm that progressively scales down the supply voltage under fixed timing constraint. Then, we propose a new physical layout style that supports dual supply voltages for cell-based designs. The new layout style can be automatically generated via a simulated annealing based placement algorithm. Experimental results using the MCNC benchmark circuits show that the proposed techniques produce very encouraging results

Published in:

Advanced Research in VLSI, 1999. Proceedings. 20th Anniversary Conference on

Date of Conference:

21-24 Mar 1999