Referenced Items are not available for this document.
The optimal synthesis of a single input single output separable-in-denominator 2-D digital filter with fixed-point arithmetic is investigated. In the first phase, a general partial fraction expansion for this class of filter is presented. In sequel, a parallel block-optimal realization is proposed in order to minimize the round-off noise under L2 scaling. A novel criterion for the absence of limit cycle of second order block-optimal structure is also derived. A numerical example is provided to illustrate the effectiveness of the proposed method
Published in:
Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on
(Volume:46
,
Issue:
4
)
Date of Publication: Apr 1999
- Page(s):
- 457 - 460
- ISSN :
- 1057-7130
- INSPEC Accession Number:
- 6238039
- Digital Object Identifier :
- 10.1109/82.755416
- Product Type:
- Journals & Magazines
- Date of Current Version :
- 06 August 2002
- Issue Date :
- Apr 1999
- Sponsored by :
- IEEE Circuits and Systems Society
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
