By Topic

Performance of thin-film transistors with ultrathin Ni-MILC polycrystalline silicon channel layers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Jin, Zhonghe ; Dept. of Electr. & Electron. Eng., Hong Kong Univ. of Sci. & Technol., Hong Kong ; Kwok, Hoi S. ; Man Wong

High-performance, low-temperature processed thin-film transistors (TFTs) with ultrathin (30-nm) metal induced laterally crystallized (MILC) channel layers were fabricated and characterized. Compared with the MILC TFTs with thicker (100 nm) channel layers, the ones with the 30-nm channel layers exhibit lower threshold voltage, steeper subthreshold slope, and higher transconductance. Furthermore, the comparatively lower off-state leakage current and the higher on-state current of the "thin" devices also imply a higher on/off ratio. At a drain voltage of 5 V, an on/off ratio of about 3/spl times/10/sup 7/ was obtained for the 30-nm TFTs, which is about 100 times better than that of the 100-nm TFT's. No deliberate hydrogenation was performed on these devices.

Published in:

Electron Device Letters, IEEE  (Volume:20 ,  Issue: 4 )