By Topic

A high-performance half-micrometer generation CMOS technology for fast SRAMs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

18 Author(s)
Hayden, J.D. ; Motorola Inc., Austin, TX, USA ; Baker, F.K. ; Ernst, S.A. ; Jones, R.E.
more authors

An advanced, high-performance, half-micrometer generation technology has been developed for fast CMOS SRAM circuits. This process features an aggressive interwell isolation module which allows scaling of the n+ to p+ space to less than 2 μm and an advanced framed-mask poly-buffered LOCOS isolation (FMPBL) which reduces field oxide encroachment and the transistor narrow-width effect and provides a 1.2-μm active pitch. Transistors are fabricated with a 125-A gate oxide and a dual n+/p+ source/drain implanted polysilicon gates to provide excellent short-channel behavior down to 0.3-μm effective channel length. Transistor design is optimized to reduce the polysilicon gate bird's beak and lightly doped drain (LDD) underdiffusion. For PMOS transistors, boron diffusion through the gate oxide is minimized by replacing BF2 with B 11 for the p+ S/D implant. A titanium salicide process provides strapping between n+/p+ polysilicon gates and lower sheet and contact resistances. The back-end features three levels of metallization and polysilicon contact plugs. Discrete transistor lifetimes for DC hot-carrier degradation are in excess of 10 years at 3.3-V operation. A 16 K× 4 SRAM displayed no parametric shifts after hot-carrier stressing for 1000 h at 7-V and 0°C. This is consistent with a lifetime of greater than 10 years at 3.3-V operation. Ring oscillator delay times of 85 ps at 3.3-V and 65 ps at 5-V supply are achieved

Published in:

Electron Devices, IEEE Transactions on  (Volume:38 ,  Issue: 4 )