By Topic

Rapid electrical measurements of back oxide and silicon film thickness in an SOI CMOS process

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
M. Haond ; CNET-CNS, Meylan, France ; M. Tack

A method which uses the front and the back gates of a fully depleted SOI transistor to extract the thickness of both the silicon film and the buried oxide is described. This is done by plotting the variation of the threshold voltage of the transistor driven by one gate versus the bias on the other gate and vice versa. Both the silicon film and the buried-oxide thicknesses can be derived independently. Any SOI transistor that can go into a fully depleted mode can be used

Published in:

IEEE Transactions on Electron Devices  (Volume:38 ,  Issue: 3 )