By Topic

Low-power design of a 64-tap, 4-bit digital matched filter using systolic array architecture and CVSL circuit techniques in CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
T. Yalcin ; Tubitak Bilten VLSI Design Center, Ankara, Turkey ; N. Ismailoglu

A 4-bit 64-chip pseudo noise (PN) coded digital matched filter (DMF) is designed in 0.7 /spl mu/m CMOS technology using a systolic array (SA) architecture. Full-custom and full-static cascode voltage switch logic (CVSL) circuit techniques have been employed in the implementation of the basic building blocks (systoles) of the SA DMF. Significant reduction in number of transistors and power consumption have been achieved. The resultant IC is to be used at the receiver side of a wireless direct sequence spread spectrum (DSSS) communication system.

Published in:

Signals, Systems & Computers, 1998. Conference Record of the Thirty-Second Asilomar Conference on  (Volume:2 )

Date of Conference:

1-4 Nov. 1998