By Topic

Design rule driven behavioral synthesis for test

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Hamilton, S.N. ; Dept. of Comput. Sci. & Eng., California Univ., San Diego, La Jolla, CA, USA ; Gonzalez, T. ; Orailoglu, A.

We have developed a new approach to behavioral synthesis for testability. Utilizing a VHDL transformation environment, we have distilled design rules for testable VHDL generation. Design rules can be linked to specific design for test techniques, allowing simplified exploration of BIST, partial scan, and other test approaches. The result is a design methodology which is simple to use, improves testability, and decreases time to market.

Published in:

Signals, Systems & Computers, 1998. Conference Record of the Thirty-Second Asilomar Conference on  (Volume:2 )

Date of Conference:

1-4 Nov. 1998