By Topic

Pipelined, time-sharing access technique for an integrated multiport memory

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
K. Endo ; NTT LSI Lab., Kanagawa, Japan ; T. Matsumura ; J. Yamada

A pipelined, time-sharing access (PTA) technique that realizes an integrated multiport memory for high-speed signal processing is described. N/2-port memory cells, with less area and a wider operating margin, are used for the N-port memory function. Memory cell access for multiple ports is performed serially within one cycle, instead of being an ordinary parallel operation. Memory operation is divided into three pipeline cycles-address selection, memory cell access, and data I/O operation-to reduce the cycle time. A 64-kb four-port memory was fabricated with conventional two-port memory cells to verify the effectiveness of this technique. A 16 ns memory operation with a wide margin was observed under a 3 V supply voltage

Published in:

IEEE Journal of Solid-State Circuits  (Volume:26 ,  Issue: 4 )