By Topic

Low-power VLSI techniques for applications in embedded computing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Athas, W. ; Inf. Sci. Inst., Univ. of Southern California, Marina del Rey, CA, USA

Power dissipation is an important factor in the design of CMOS VLSI circuits for battery and externally powered applications in embedded computing. This paper presents an overview of a set of techniques that are suitable for CMOS technology and are readily usable by the VLSI system and circuit designer Supply-voltage-scaled CMOS is presented as a low-power approach for digital logic which offers a wide range of design points for trading off energy (and power) for circuit speed. Circuit and architecture techniques are presented which were originally developed for high performance, to sustain performance levels when the supply voltage is reduced. Finally, reduced-swing signalling, clock-powered logic, and stepwise charging are presented as techniques that can outperform supply-voltage-scaled CMOS for important design problems such as energy-efficient signalling

Published in:

Low-Power Design, 1999. Proceedings. IEEE Alessandro Volta Memorial Workshop on

Date of Conference:

4-5 Mar 1999