By Topic

Implementation of a learning Kohonen neuron based on a new multilevel storage technique

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Hochet, B. ; Swiss Federal Inst. of Technol., Lausanne, Switzerland ; Peiris, V. ; Abdo, S. ; Declercq, M.J.

A compact implementation of a fully parallel Kohonen network with learning capabilities is described. Implementation issues concerning general neural networks are briefly explored, and an original mixed analog and digital technique for storing discrete voltages on a capacitor is presented. The limitations are discussed, and measurements on the storage dynamics are reported, showing that 8 b of resolution can be achieved. This technique is applied to the realization of a neuron dedicated to Kohonen maps. This neuron has been implemented in a standard 2-μm CMOS technology, and the synaptic functions are very dense. The implementation uses a standard 8-b integer arithmetic. Efficient and consistent encoding of the information, dynamic storage, and the adaptation of the synaptic weights and the synaptic multipliers use simple circuitry, thus leading to a low number of transistors

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:26 ,  Issue: 3 )