By Topic

Automatic coefficients design for high-order sigma-delta modulators

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Tai-Haur Kuo ; Dept. of Electr. Eng., Nat. Cheng Kung Univ., Tainan, Taiwan ; Kuan-Dar Chen ; Jhy-Rong Chen

An automatic-design methodology for designing high-tolerance modulator coefficients for high-order sigma-delta modulators (SDMs) from system specifications is presented. The methodology covers many design concerns including SDM coefficient tolerances for circuit component mismatch, stability, reduction of in-band tones, design tradeoffs among in-band noise suppression, oversampling ratio, and modulator order. Moreover, a high-order SDM synthesis tool (HOST) based on the methodology has been implemented in a C language program. Even for inexperienced designers, reliable and high-tolerance SDM coefficients for various applications can be automatically and efficiently generated using HOST. For synthesized SDM's with orders from three to eight and oversampling ratios from 32 to 256, coefficient variations within 2% (1% for the eighth order) are allowed and the resulting peak signal-to-noise ratio degradation is less than 3 dB. Several design examples synthesized by HOST are included

Published in:

Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on  (Volume:46 ,  Issue: 1 )