By Topic

Estimating the economic benefits of DFT

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Butler, K.M. ; Texas Instrum. Inc., Dallas, TX, USA

Economic analyses based on cost alone are not sufficient for determining whether to include design for testability in complex or high-volume products. Cost avoidance and benefit terms should also be considered. The article proposes cost model components (as opposed to a complete cost model) that quantify cost avoidance and benefits terms for straightforward applications of scan design. For a large volume, complex IC such as the Texas Instruments TMS320C80, also known as the MVP, these components show how testability features have resulted in large revenue returns, both recurring and nonrecurring. Furthermore, there are other benefit and cost avoidance components that could be added beyond those discussed here. So the actual revenue increase may be larger than this analysis suggests. Note that all calculations and model parameter values given throughout the article are examples only and are not related to actual calculations witnessed in manufacturing

Published in:

Design & Test of Computers, IEEE  (Volume:16 ,  Issue: 1 )