By Topic

A fast digital fuzzy processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Gabrielli, A. ; Dipt. di Fisica, Bologna Univ., Italy ; Gandolfi, E.

This digital fuzzy processor-designed and realized in 0.7-μm CMOS technology-demonstrates a processing rate from 80 to 320 ns. A parallel pipeline architecture supports fast selection of the active fuzzy rules. Specifically, we designed an Active-Rule-Selector for selecting a subset of the fuzzy rules, called active fuzzy rules, and divided the architecture into parallel and pipeline stages. Despite some initial difficulty, step by step our efforts yielded ever more feasible solutions. The foundry delivered the chip in 1997. So far, it works properly.

Published in:

Micro, IEEE  (Volume:19 ,  Issue: 1 )